



YOUSHANG SEMICONDUCTOR

**设计研发新型功率器件**

**各类小信号开关**

**中低压及高压大电流等场效应管**

0755-83047638

ysbdt@szyoushang.cn

www.szyoushang.cn



企业微信二维码



企业QQ二维码

## Description

The NK-AP7167 is a 1.2A, adjustable output voltage, ultra-low dropout linear regulator. The device includes pass element, error amplifier, band-gap reference, current limit and thermal shutdown circuitry. The device is turned on when EN pin is set to logic high level. A Power-OK (POK) output is available for power sequence control.

The characteristics of the low dropout voltage and low quiescent current make it suitable for low to medium power applications, for example, laptop computers, audio and video applications, and battery powered devices. The typical quiescent current is approximately 125 $\mu$ A.



Built-in current-limit and thermal-shutdown functions prevent IC from damage in fault conditions.

The NK-AP7167 are available in DFN3030-10 and SOP-8L packages.

## Features

- Wide input voltage range: 2.2V – 5.5V
- 230mV very low dropout at 500mA load
- 500mV very low dropout at 1A load
- 3% total accuracy over line, load and temperature
- Very low quiescent current (IQ): 125 $\mu$ A typical
- Adjustable output voltage range: 0.8V to 5.0V
- Very fast transient response
- High PSRR
- Accurate voltage regulation
- Current limiting and short circuit protection
- Thermal shutdown protection
- Stable with any type output capacitor  $\geq 4.7\mu$ F
- Ambient temperature range -40 $^{\circ}$ C to 85  $^{\circ}$ C
- DFN3030-10 and SOP-8L-EP: Available in “Green” Molding Compound (No Br, Sb)
- Lead Free Finish/ RoHS Compliant (Note 1)


## Pin Assignments



## Applications

- Servers and laptops
- Smart phone and PDA
- MP3/MP4
- Bluetooth headset
- Low and medium power applications
- FPGA and DSP core or I/O power

### Typical Application Circuit




$$V_{OUT} = V_{REF} \left( 1 + \frac{R_1}{R_2} \right)$$

### Pin Descriptions

Pin Name	Pin #		Description
	DFN3030-10	SOP-8L-EP	
IN	1, 2	1, 2	Voltage input pins, to be tied together externally. Bypass to ground through at least 1µF capacitor.
POK	3	3	Power-OK output, active-high open-drain.
EN	5	4	Enable input, active high.
GND	6	5	Ground.
FB	8	6	Output feedback.
OUT	9, 10	7, 8	Voltage output pins, to be tied together externally. Bypass to ground through at least 4.7µF ceramic capacitor.
NC	4, 7	NA	No connection.

## Functional Block Diagram



## Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit	
ESD HBM	Human Body Model ESD Protection	4	KV	
ESD MM	Machine Model ESD Protection	300	V	
$V_{IN}$	Input Voltage	7	V	
	OUT, FB, POK, EN Voltage	$V_{IN} + 0.3$	V	
	Continuous Load Current	Internal Limited		
$T_J$	Operating Junction Temperature Range	-40 ~ 150	°C	
$T_{ST}$	Storage Temperature Range	-65 ~ 150	°C	
$P_D$	Power Dissipation	DFN3030-10 (Note 2, 4)	3.1	W
		SOP-8L-EP (Note 2, 5)	4.0	W

Notes: 2. Ratings apply to ambient temperature at 25°C

## Recommended Operating Conditions







Symbol	Parameter	Min	Max	Unit
$V_{IN}$	Input voltage	2.2	5.5	V
$I_{OUT}$	Output Current	0	1.2	A
$T_A$	Operating Ambient Temperature	-40	85	°C

## Electrical Characteristics







( $T_A = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT} + 1\text{V}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{OUT} = 10\mu\text{F}$ ,  $V_{EN} = V_{IN}$ , unless otherwise stated)

Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
$I_Q$	Input Quiescent Current	$I_{OUT} = 0$	—	125	180	$\mu\text{A}$
$I_{SHDN}$	Input Shutdown Current	$V_{EN} = 0\text{V}$ , $I_{OUT} = 0$ (Note 3)	-1	0.1	1	$\mu\text{A}$
$V_{Dropout}$	Dropout Voltage	$V_{OUT} \geq 1.5\text{V}$ , $I_{OUT} = 0.5\text{A}$		230		mV
		$V_{OUT} \geq 1.5\text{V}$ , $I_{OUT} = 1\text{A}$		500	800	mV
$V_{REF}$	FB reference voltage			0.8		V
$I_{FB}$	FB leakage		—	0.01	1	$\mu\text{A}$
$V_{OUT}$	Output Voltage Total Accuracy	Over line, load and temperature	-3		3	%
$\frac{\Delta V_{OUT}}{\Delta V_{IN}} / V_{OUT}$	Line Regulation	$V_{IN} = V_{OUT} + 1\text{V}$ to 5.5V, $I_{OUT} = 1\text{mA}$		0.02		%/V
$\Delta V_{OUT} / V_{OUT}$	Load Regulation	$I_{OUT}$ from 1mA to 1A	-1.5		1.5	%
$t_{ST}$	Start-up Time, from EN high to POK high	$V_{EN} = 0\text{V}$ to 2.0V, $I_{OUT} = 100\text{mA}$ , $V_{IN} = 3.3\text{V}$		190		$\mu\text{s}$
PSRR	Power Supply Rejection Ratio	1kHz, $V_{IN} = 3.3\text{V}$ , $V_{OUT} = 1.2\text{V}$ , $I_{OUT} = 100\text{mA}$		60		dB
$I_{LIMIT}$	Current limit	$V_{OUT} = 1.8\text{V}$ , $R_{OUT} = 0.5\Omega$	1.2	1.6		A
$I_{SHORT}$	Short-circuit Current	$V_{IN} = 3.3\text{V}$ , $V_{OUT} < 0.2\text{V}$		750		mA
$V_{IL}$	EN Input Logic Low Voltage				0.4	V
$V_{IH}$	EN Input Logic High Voltage		1.4			V
$I_{EN}$	EN Input leakage	$V_{EN} = 0\text{V}$ or 5.5V	—	0.01	1	$\mu\text{A}$
$V_{OL}$	POK output low voltage	Force 2mA		100	200	mV
$V_{POK\_TH\_UP}$	Output voltage (rising) POK threshold	FB (or OUT for fixed version) rising	87%	92%	97%	$V_{ref}$
$V_{POK\_Hys}$	Output voltage POK hysteresis			4%		$V_{ref}$
POK deglitch		$V_{IN} = 3.3\text{V}$ , $V_{OUT} = 1.2\text{V}$		160		$\mu\text{s}$
$I_{POK\_LK}$	POK leakage current	$V_{POK} = 5.5\text{V}$	—	0.01	1	$\mu\text{A}$
$T_{SHDN}$	Thermal shutdown threshold			155		$^\circ\text{C}$
$T_{HYS}$	Thermal shutdown hysteresis			25		$^\circ\text{C}$
$\theta_{JA}$	Thermal Resistance Junction-to-Ambient	DFN3030-10 (Note 4)		40		$^\circ\text{C/W}$
		SOP-8L-EP (Note 5)		27		$^\circ\text{C/W}$

- Notes:
- POK pin must be disconnected from IN pin.
  - Test condition for DFN3030-10: Device mounted on FR-4 2-layer board, 2oz copper, with minimum recommended pad on top layer and 6 vias to bottom layer 1.0"x1.5" ground plane.
  - Test condition for SOP-8L-EP: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.




**Typical Performance Characteristics (Continued)**




Typical Performance Characteristics (Continued)


Line Transient Response




Line Transient Response




Output Load Transient Response ( $V_{OUT}=1.8V$ )




Output Load Transient Response ( $V_{OUT}=3.3V$ )




Start-up Time ( $V_{OUT}=1.2V, I_{OUT}=0.1A$ )



Start-up Time ( $V_{OUT}=1.2V, I_{OUT}=1.2A$ )



### Typical Performance Characteristics (Continued)



## Application Notes

### Input Capacitor


A 1 $\mu$ F ceramic capacitor is recommended to connect between IN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. A lower ESR (Equivalent Series Resistance) capacitor allows the use of less capacitance, while higher ESR type requires more capacitance. This input capacitor should be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both IN and GND.

### Output Capacitor

The output capacitor is required to stabilize and help the transient response of the LDO. The NK-AP7167 is designed to have excellent transient response for most applications with a small amount of output capacitance. The NK-AP7167 is stable for all available types and values of output capacitors  $\geq 4.7\mu$ F. The device is also stable with multiple capacitors in parallel, which can be of any type of value. Additional capacitance helps to reduce undershoot and overshoot during transient. This capacitor should be placed as close as possible to OUT and GND pins for optimum performance.

### Adjustable Operation

The NK-AP7167 provides output voltage from 0.8V to 5.0V through external resistor divider as shown below.



The output voltage is calculated by:

$$V_{OUT} = V_{REF} \left( 1 + \frac{R_1}{R_2} \right)$$

Where  $V_{REF}=0.8V$  (the internal reference voltage)

Rearranging the equation will give the following equation to find the approximate resistor divider values:

$$R_1 = R_2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right)$$

To maintain the stability of the internal reference voltage,  $R_2$  needs to be kept smaller than 250k $\Omega$ .

### No Load Stability

Other than external resistor divider, no minimum load is required to keep the device stable. The device will remain stable and regulated in no load condition.

### ENABLE/SHUTDOWN Operation

The NK-AP7167 is turned on by setting the EN pin high, and is turned off by pulling it low. If this feature is not used, the EN pin should be tied to IN pin to keep the regulator output on at all time. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under  $V_{IL}$  and  $V_{IH}$ .

### POWER-OK

The Power-Ok (POK) pin is an active high open-drain output. It can be connected to any 5.5V or lower rail through an external pull-up resistor. The recommended sink current of POK pin is up to 4mA, so the pull-up resistor for POK should be in the range of 10k $\Omega$  to 1M $\Omega$ . If output voltage monitoring is not needed, the POK pin can be left floating.

### Current Limit Protection

When output current at OUT pin is higher than current limit threshold, the current limit protection will be triggered and clamp the output current to approximately 1.6A (1.2A min) to prevent over-current and to protect the regulator from damage due to overheating.

### Short Circuit Protection

When OUT pin is short-circuited to GND or OUT pin voltage is less than 200mV, short circuit protection will be triggered and clamp the output current to approximately 750mA. This feature protects the regulator from over-current and damage due to overheating.

## Application Notes (Continued)

### Low Quiescent Current

The NK-AP7167, consuming only around 150μA for all input range and output loading, provides great power saving in portable and low power applications.

### Wide Output Range

The NK-AP7167, with a wide output range of 0.8V to 5.0V, provides a versatile solution for many portable and low power applications.

### Thermal Shutdown Protection

Thermal protection disables the output when the junction temperature rises to approximately +155°C, allowing the device to cool down. When the junction temperature reduces to approximately +130°C the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the heat dissipation of the regulator, protecting it from damage due to overheating.

### Power Dissipation

The device power dissipation and proper sizing of the thermal plane that is connected to the thermal pad is critical to avoid thermal shutdown and ensuring reliable operation. Power dissipation of the device depends on input voltage and load conditions and can be calculated by:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

The NK-AP7167 is available in the DFN3030-10 and SOP-8L-


EP packages, both with exposed pad, which is the primary conduction path for heat to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, to ensure the device will not overheat, it should be attached to an appropriate amount of copper PCB area.

However, the maximum power dissipation that can be handled by the device depends on the maximum junction to ambient thermal resistance, maximum ambient temperature, and maximum device junction temperature, which can be approximated by the equation below:


$$P_D(\text{max}@T_A) = \frac{(+150^\circ\text{C} - T_A)}{R_{\theta JA}}$$

## Package Outline Dimensions (Continued)

### (1) Package Type: DFN3030-10



### (2) Package Type: SOP-8L-EP



- Notes: 7. All dimensions are in millimeters. Angles are in degrees.  
8. Coplanarity applies to the exposed heat sink slug as well as the terminals.

**Taping Orientation (Note 9)**

For DFN3030-10

