优尚

YOUSHANG SEMICONDUCTOR

设计研发新型功率器件

各类小信号开关

中低压及高压大电流等场效应管

0755-83047638
ysbdt@szyoushang.cn
www.szyoushang.cn

企业微信二维码　企业QQ二维码

Product Summary

BV_{DSS}	$R_{DS(ON)}$ Max	I_D T_A = +25°C
50V	2.6Ω @ V_{GS} = 10V	310mA
	3.2Ω @ V_{GS} = 4.5V	280mA
	5.2Ω @ V_{GS} = 2.5V	240mA

Features and Benefits

- Low On-Resistance
- Low Input Capacitance
- Fast Switching Speed

Description and Applications

This MOSFET is designed to minimize the on-state resistance ($R_{DS(ON)}$) yet maintain superior switching performance, making it ideal for high efficiency power management applications.

- Load Switch

Mechanical Data

- Package: SOT363
- Package Material: Molded Plastic. “Green” Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Matte Tin Finish Annealed over Alloy 42 Leadframe. Solderable per MIL-STD-202, Method 208 e3
- Terminal Connections: See Diagram
- Weight: 0.006 grams (Approximate)

ESD Protected Gate

SOT363

Top View



Internal Schematic



Top View

Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic			Symbol	Value	Unit
Drain-Source Voltage			V_{DSS}	50	V
Gate-Source Voltage			V_{GSS}	±20	V
Continuous Drain Current (Note 6) V_{GS} = 10V	Steady State	T_A = +25°C T_A = +70°C	I_D	310 250	mA
Maximum Continuous Body Diode Forward Current (Note 6)			I_S	310	mA
Pulsed Drain Current (10µs Pulse, Duty Cycle = 1%)			I_{DM}	0.9	A

Thermal Characteristics

Characteristic		Symbol	Value	Unit
Total Power Dissipation (Note 5)		P_D	0.33	W
Thermal Resistance, Junction to Ambient (Note 5)	Steady State	$R_{\theta JA}$	371	°C/W
Total Power Dissipation (Note 6)		P_D	0.49	W
Thermal Resistance, Junction to Ambient (Note 6)	Steady State	$R_{\theta JA}$	257	°C/W
Operating and Storage Temperature Range		T_J, T_{STG}	-55 to +150	°C

Electrical Characteristics (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 7)						
Drain-Source Breakdown Voltage	BV_{DSS}	50	—	—	V	V_{GS} = 0V, I_D = 250µA
Zero Gate Voltage Drain Current T_J = +25°C	I_{DSS}	—	—	1	µA	V_{DS} = 50V, V_{GS} = 0V
Gate-Source Leakage	I_{GSS}	—	—	±10	µA	V_{GS} = ±20V, V_{DS} = 0V
ON CHARACTERISTICS (Note 7)						
Gate Threshold Voltage	$V_{GS(TH)}$	0.5	—	1.5	V	V_{DS} = V_{GS}, I_D = 250µA
Static Drain-Source On-Resistance	$R_{DS(ON)}$	—	1.2	2.6	Ω	V_{GS} = 10V, I_D = 0.2A
		—	1.4	3.2		V_{GS} = 4.5V, I_D = 0.2A
		—	2.9	5.2		V_{GS} = 2.5V, I_D = 0.2A
Diode Forward Voltage	V_{SD}	—	0.8	1.2	V	V_{GS} = 0V, I_D = 0.2A
DYNAMIC CHARACTERISTICS (Note 8)						
Input Capacitance	C_{iss}	—	22	—	pF	V_{DS} = 25V, V_{GS} = 0V f = 1.0MHz
Output Capacitance	C_{oss}	—	5	—	pF	
Reverse Transfer Capacitance	C_{rss}	—	4	—	pF	
Gate Resistance	R_g	—	67	—	Ω	V_{DS} = 0V, V_{GS} = 0V, f = 1MHz
Total Gate Charge (V_{GS} = 4.5V)	Q_g	—	0.4	—	nC	V_{DS} = 25V, I_D = 0.2A
Total Gate Charge (V_{GS} = 10V)	Q_g	—	0.8	—	nC	
Gate-Source Charge	Q_{gs}	—	0.1	—	nC	
Gate-Drain Charge	Q_{gd}	—	0.2	—	nC	
Turn-On Delay Time	$t_{D(ON)}$	—	0.4	—	ns	V_{DS} = 25V, V_{GS} = 10V, R_G = 50Ω, I_D = 0.2A
Turn-On Rise Time	t_R	—	1.2	—	ns	
Turn-Off Delay Time	$t_{D(OFF)}$	—	12.3	—	ns	
Turn-Off Fall Time	t_F	—	7.3	—	ns	
Reverse Recovery Time	t_{RR}	—	10.5	—	ns	I_F = 0.2A, di/dt = 100A/µs
Reverse Recovery Charge	Q_{RR}	—	4	—	nC	I_F = 0.2A, di/dt = 100A/µs

Notes: 5. Device mounted on FR-4 PCB, with minimum recommended pad layout.
6. Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.
7. Short duration pulse test used to minimize self-heating effect.
8. Guaranteed by design. Not subject to product testing.



Figure 1. Typical Output Characteristic



Figure 2. Typical Transfer Characteristic



Figure 3. Typical On-Resistance vs. Drain Current and Gate Voltage



Figure 4. Typical Transfer Characteristic



Figure 5. Typical On-Resistance vs. Drain Current and Junction Temperature



Figure 6. On-Resistance Variation with Junction Temperature



Figure 7. On-Resistance Variation with Junction Temperature



Figure 8. Gate Threshold Variation vs. Junction Temperature



Figure 9. Diode Forward Voltage vs. Current



Figure 10. Typical Junction Capacitance



Figure 11. Gate Charge



Figure 12. SOA, Safe Operation Area



Figure 13. Transient Thermal Resistance

Package Outline Dimensions

SOT363



SOT363			
Dim	**Min**	**Max**	**Typ**
A1	0.00	0.10	0.05
A2	0.90	1.00	1.00
b	0.10	0.30	0.25
c	0.10	0.22	0.11
D	1.80	2.20	2.15
E	2.00	2.20	2.10
E1	1.15	1.35	1.30
e	0.650 BSC		
F	0.40	0.45	0.425
L	0.25	0.40	0.30
a	0°	8°	--
All Dimensions in mm			

Suggested Pad Layout

SOT363



Dimensions	Value (in mm)
C	0.650
G	1.300
X	0.420
Y	0.600
Y1	2.500