



YOUSHANG SEMICONDUCTOR

设计研发新型功率器件

各类小信号开关

中低压及高压大电流等场效应管

0755-83047638

ysbdt@szyoushang.cn

www.szyoushang.cn



企业微信二维码



企业QQ二维码

Product Summary

Device	$V_{(BR)DSS}$	$R_{DS(ON)}$ max	I_D max $T_A = +25^\circ\text{C}$
Q1	30V	27m Ω @ $V_{GS} = 10\text{V}$	7.2A
		35m Ω @ $V_{GS} = 4.5\text{V}$	6.0A
Q2	-30V	25m Ω @ $V_{GS} = -10\text{V}$	-7.6A
		41m Ω @ $V_{GS} = -4.5\text{V}$	-6.2A

Features and Benefits

- Low Input Capacitance
- Low On-Resistance
- Fast Switching Speed

Description


This new generation MOSFET is designed to minimize the on-state resistance ($R_{DS(ON)}$) and yet maintain superior switching performance, making it ideal for high-efficiency power management applications.

Applications


- DC-DC Converters
- Power Management Functions
- Backlighting

Mechanical Data


- Case: SO-8
- Case Material: Molded Plastic, "Green" Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminal Connections: See Diagram
- Terminals: Finish – Tin Finish Annealed over Copper Leadframe. Solderable per MIL-STD-202, Method 208 
- Weight: 0.074 grams (Approximate)




Top View



Top View
Pin Configuration



Q N-Channel MOSFET



Q2 P-Channel MOSFET

Equivalent Circuit

Maximum Ratings – Q1 and Q2 (@ $T_A = +25^\circ\text{C}$, unless otherwise specified.)

Characteristic			Symbol	Q1	Q2	Units
Drain-Source Voltage			V_{DSS}	30	-30	V
Gate-Source Voltage			V_{GSS}	± 20	± 20	V
Continuous Drain Current (Note 5) $V_{GS} = 10\text{V}$	Steady State	$T_A = +25^\circ\text{C}$ $T_A = +70^\circ\text{C}$	I_D	5.5 4.1	-5.8 -4.3	A
	$t < 10\text{s}$	$T_A = +25^\circ\text{C}$ $T_A = +70^\circ\text{C}$	I_D	7.2 5.7	-7.6 -6.1	A
Maximum Body Diode Forward Current (Note 5)			I_S	2.2	-2.2	A
Pulsed Drain Current (10 μs pulse, duty cycle = 1%)			I_{DM}	40	-30	A
Avalanche Current (Note 7) $L = 0.1\text{mH}$			I_{AS}	14.5	-22	A
Avalanche Energy (Note 7) $L = 0.1\text{mH}$			E_{AS}	10.5	25	mJ

Thermal Characteristics (@ $T_A = +25^\circ\text{C}$, unless otherwise specified.)

Characteristic		Symbol	Value	Units
Total Power Dissipation (Note 5)	$T_A = +25^\circ\text{C}$	P_D	1.2	W
	$T_A = +70^\circ\text{C}$		0.75	
Thermal Resistance, Junction to Ambient (Note 5)	Steady state	$R_{\theta JA}$	108	$^\circ\text{C/W}$
	$t < 10\text{s}$		65	
Total Power Dissipation (Note 6)	$T_A = +25^\circ\text{C}$	P_D	1.5	W
	$T_A = +70^\circ\text{C}$		0.95	
Thermal Resistance, Junction to Ambient (Note 6)	Steady state	$R_{\theta JA}$	85	$^\circ\text{C/W}$
	$t < 10\text{s}$		50	
Thermal Resistance, Junction to Case (Note 6)		$R_{\theta JC}$	14.5	
Operating and Storage Temperature Range		T_J, T_{STG}	-55 to +150	$^\circ\text{C}$

Electrical Characteristics – Q1 (@ $T_A = +25^\circ\text{C}$, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 8)						
Drain-Source Breakdown Voltage	BV_{DSS}	30	—	—	V	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$
Zero Gate Voltage Drain Current	I_{DSS}	—	—	1	μA	$V_{DS} = 24\text{V}, V_{GS} = 0\text{V}$
Gate-Source Leakage	I_{GSS}	—	—	± 100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$
ON CHARACTERISTICS (Note 8)						
Gate Threshold Voltage	$V_{GS(th)}$	1	—	3	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
Static Drain-Source On-Resistance	$R_{DS(on)}$	—	19	27	m Ω	$V_{GS} = 10\text{V}, I_D = 6\text{A}$
		—	22	35		$V_{GS} = 4.5\text{V}, I_D = 5\text{A}$
Diode Forward Voltage	V_{SD}	—	0.7	1.2	V	$V_{GS} = 0\text{V}, I_S = 1.3\text{A}$
DYNAMIC CHARACTERISTICS (Note 9)						
Input Capacitance	C_{iss}	—	641	—	pF	$V_{DS} = 15\text{V}, V_{GS} = 0\text{V}$ $f = 1.0\text{MHz}$
Output Capacitance	C_{oss}	—	66	—		
Reverse Transfer Capacitance	C_{rss}	—	51	—		
Gate Resistance	R_G	—	2.2	—	Ω	$V_{DS} = 0\text{V}, V_{GS} = 0\text{V}, f = 1.0\text{MHz}$
Total Gate Charge ($V_{GS} = 4.5\text{V}$)	Q_g	—	6	—	nC	$V_{DS} = 15\text{V}, I_D = 10\text{A}$
Total Gate Charge ($V_{GS} = 10\text{V}$)	Q_g	—	13.2	—		
Gate-Source Charge	Q_{gs}	—	1.7	—		
Gate-Drain Charge	Q_{gd}	—	2.2	—		
Turn-On Delay Time	$t_{D(on)}$	—	3.3	—	nS	$V_{GS} = 10\text{V}, V_{DD} = 15\text{V}, R_G = 6\Omega,$ $I_D = 1\text{A}$
Turn-On Rise Time	t_r	—	4.4	—		
Turn-Off Delay Time	$t_{D(off)}$	—	22.3	—		
Turn-Off Fall Time	t_f	—	5.3	—		







- Notes:
- Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.
 - Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.
 - I_{AS} and E_{AS} rating are based on low frequency and duty cycles to keep $T_J = +25^\circ\text{C}$.
 - Short duration pulse test used to minimize self-heating effect.
 - Guaranteed by design. Not subject to product testing.

Electrical Characteristics – Q2 (@ $T_A = +25^\circ\text{C}$, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 8)						
Drain-Source Breakdown Voltage	BV_{DSS}	-30	—	—	V	$V_{GS} = 0V, I_D = -250\mu A$
Zero Gate Voltage Drain Current	I_{DSS}	—	—	-1	μA	$V_{DS} = -24V, V_{GS} = 0V$
Gate-Source Leakage	I_{GSS}	—	—	± 100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
ON CHARACTERISTICS (Note 8)						
Gate Threshold Voltage	$V_{GS(th)}$	-1	—	-3	V	$V_{DS} = V_{GS}, I_D = -250\mu A$
Static Drain-Source On-Resistance	$R_{DS(on)}$	—	21	25	m Ω	$V_{GS} = -10V, I_D = -6A$
		—	29	41		$V_{GS} = -4.5V, I_D = -5A$
Diode Forward Voltage	V_{SD}	—	-0.7	-1.2	V	$V_{GS} = 0V, I_S = -1.3A$
DYNAMIC CHARACTERISTICS (Note 9)						
Input Capacitance	C_{iss}	—	1,241	—	pF	$V_{DS} = -15V, V_{GS} = 0V$ $f = 1.0MHz$
Output Capacitance	C_{oss}	—	146	—		
Reverse Transfer Capacitance	C_{rss}	—	110	—		
Gate Resistance	R_G	—	14.8	—	Ω	$V_{DS} = 0V, V_{GS} = 0V, f = 1.0MHz$
Total Gate Charge ($V_{GS} = -4.5V$)	Q_g	—	10.9	—	nC	$V_{DS} = -15V, I_D = -7A$
Total Gate Charge ($V_{GS} = -10V$)	Q_g	—	22	—		
Gate-Source Charge	Q_{gs}	—	3.5	—		
Gate-Drain Charge	Q_{gd}	—	4.7	—		
Turn-On Delay Time	$t_{D(on)}$	—	9.7	—	nS	$V_{GS} = -10V, V_{DD} = -15V, R_{GEN} = 6\Omega,$ $I_D = -7A$
Turn-On Rise Time	t_r	—	17.1	—		
Turn-Off Delay Time	$t_{D(off)}$	—	60.5	—		
Turn-Off Fall Time	t_f	—	40.4	—		

Notes: 8. Short duration pulse test used to minimize self-heating effect.
 9. Guaranteed by design. Not subject to product testing.

N-Channel – Q1






Figure 7 Gate Threshold Variation vs. Ambient Temperature




Figure 8 Diode Forward Voltage vs. Current




Figure 9 Typical Drain-Source Leakage Current vs. Voltage




Figure 10 Typical Junction Capacitance




Figure 11 Gate-Source Voltage vs. Total Gate Charge




Figure 12 SOA, Safe Operation Area

P-Channel – Q2




Figure 1 Typical Output Characteristics




Figure 2 Typical Transfer Characteristics




Figure 3 Typical On-Resistance vs. Drain Current and Gate Voltage




Figure 4 Typical Drain-Source On-Resistance vs. Gate-Source Voltage




Figure 5 Typical On-Resistance vs. Drain Current and Temperature




Figure 6 On-Resistance Variation with Temperature




Figure 7 On-Resistance Variation with Temperature




Figure 8 Gate Threshold Variation vs. Ambient Temperature




Figure 9 Diode Forward Voltage vs. Current




Figure 10 SOA, Safe Operation Area






Figure 13 Transient Thermal Resistance

Package Outline Dimensions



SO-8		
Dim	Min	Max
A	-	1.75
A1	0.10	0.20
A2	1.30	1.50
A3	0.15	0.25
b	0.3	0.5
D	4.85	4.95
E	5.90	6.10
E1	3.85	3.95
e	1.27 Typ	
h	-	0.35
L	0.62	0.82
θ	0°	8°
All Dimensions in mm		

Suggested Pad Layout



Dimensions	Value (in mm)
X	0.60
Y	1.55
C1	5.4
C2	1.27