



YOUSHANG SEMICONDUCTOR

设计研发新型功率器件

各类小信号开关

中低压及高压大电流等场效应管

0755-83047638

ysbdt@szyoushang.cn

www.szyoushang.cn



企业微信二维码



企业QQ二维码

Product Summary

BV_{DSS}	$R_{DS(ON)}$ Max	I_D $T_C = +25^\circ C$ (Note 9)
40V	1.8m Ω @ $V_{GS} = 10V$	100A

Description and Applications

This MOSFET is designed to minimize the on-state resistance ($R_{DS(ON)}$) and yet maintain superior switching performance, making it ideal for high efficiency power management applications.

- Engine Management Systems
- Body Control Electronics
- DC-DC Converters


Features

- Rated to +175°C – Ideal for High Ambient Temperature Environments
- 100% Unclamped Inductive Switching (UIS) Test in Production – Ensures More Reliable and Robust End Application
- Thermally Efficient Package-Cooler Running Applications
- High Conversion Efficiency
- Low $R_{DS(ON)}$ – Minimizes On State Losses
- <1.1mm Package Profile – Ideal for Thin Applications


Mechanical Data

- Case: PowerDI[®] 5060-8
- Case Material: Molded Plastic, “Green” Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminal Finish - Matte Tin Annealed over Copper Leadframe. Solderable per MIL-STD-202, Method 208 (3)
- Weight: 0.097 grams (Approximate)

PowerDI5060-8 (Type K)




Top View




Pin1

Bottom View



Internal Schematic



Top View
Pin Configuration

Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	40	V
Gate-Source Voltage	V _{GSS}	±20	V
Continuous Drain Current, V _{GS} = 10V (Notes 6 & 9)	I _D	100 100	A
		T _C = +25°C T _C = +100°C	
Pulsed Drain Current (10μs Pulse, Duty Cycle = 1%)	I _{DM}	400	A
Pulsed Body Diode Forward Current (10μs Pulse, Duty Cycle = 1%)	I _{SM}	400	A
Continuous Body Diode Forward Current (Note 7)	I _S	100	A
		T _C = +25°C	
Avalanche Current, L = 0.1mH	I _{AS}	72.8	A
Avalanche Energy, L = 0.1mH	E _{AS}	265	mJ







Thermal Characteristics

Characteristic	Symbol	Value	Unit
Total Power Dissipation (Note 5)	P _D	3.03	W
Thermal Resistance, Junction to Ambient (Note 5)	R _{θJA}	49	°C/W
Total Power Dissipation (Note 6)	P _D	150	W
Thermal Resistance, Junction to Case (Note 6)	R _{θJC}	1.0	°C/W
Operating and Storage Temperature Range	T _J , T _{STG}	-55 to +175	°C

Electrical Characteristics (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 7)						
Drain-Source Breakdown Voltage	BV _{DSS}	40	—	—	V	V _{GS} = 0V, I _D = 250μA
Zero Gate Voltage Drain Current	I _{DSS}	—	—	1	μA	V _{DS} = 32V, V _{GS} = 0V
Gate-Source Leakage	I _{GSS}	—	—	±100	nA	V _{GS} = ±20V, V _{DS} = 0V
ON CHARACTERISTICS (Note 7)						
Gate Threshold Voltage	V _{GS(TH)}	2	—	4	V	V _{DS} = V _{GS} , I _D = 250μA
Static Drain-Source On-Resistance	R _{DS(ON)}	—	1.4	1.8	mΩ	V _{GS} = 10V, I _D = 30A
Diode Forward Voltage	V _{SD}	—	0.8	1.2	V	V _{GS} = 0V, I _S = 20A
DYNAMIC CHARACTERISTICS (Note 8)						
Input Capacitance	C _{ISS}	—	6968	—	pF	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz
Output Capacitance	C _{OSS}	—	1812	—		
Reverse Transfer Capacitance	C _{rss}	—	59	—		
Gate Resistance	R _G	—	1.21	—	Ω	V _{DS} = 0V, V _{GS} = 0V, f = 1MHz
Total Gate Charge	Q _g	—	79.5	—	nC	V _{DD} = 20V, I _D = 90A, V _{GS} = 10V
Gate-Source Charge	Q _{gs}	—	20.6	—		
Gate-Drain Charge	Q _{gd}	—	16.5	—		
Turn-On Delay Time	t _{D(ON)}	—	13.3	—	ns	V _{DD} = 20V, V _{GS} = 10V, I _D = 90A, R _G = 3.5Ω
Turn-On Rise Time	t _r	—	41.3	—		
Turn-Off Delay Time	t _{D(OFF)}	—	35.1	—		
Turn-Off Fall Time	t _f	—	13.7	—		
Reverse Recovery Time	t _{RR}	—	62	—	ns	I _F = 50A, di/dt = 100A/μs
Reverse Recovery Charge	Q _{RR}	—	103	—	nC	

- Notes:
- Device mounted on FR-4 substrate PC board, 2oz copper, with thermal bias to bottom layer 1inch square copper plate.
 - Thermal resistance from junction to soldering point (on the exposed drain pad).
 - Short duration pulse test used to minimize self-heating effect.
 - Guaranteed by design. Not subject to product testing.
 - Limited by package.






Figure 7. On-Resistance Variation with Temperature




Figure 8. Gate Threshold Variation vs. Junction Temperature




Figure 9. Diode Forward Voltage vs. Current




Figure 10. Typical Junction Capacitance




Figure 11. Gate Charge




Figure 12. SOA, Safe Operation Area





Figure 13. Transient Thermal Resistance

Package Outline Dimensions


PowerDI5060-8 (Type K)



PowerDI5060-8 (Type K)			
Dim	Min	Max	Typ
A	0.90	1.10	1.00
A1	0	0.05	0.02
b	0.33	0.51	0.41
b1	0.300	0.366	0.333
b2	0.20	0.35	0.25
c	0.23	0.33	0.277
D	5.15 BSC		
D1	4.85	4.95	4.90
D2	-	-	3.98
E	6.15 BSC		
E1	5.75	5.85	5.80
E2	3.56	3.725	3.66
e	1.27BSC		
k	-	-	1.27
L	0.51	0.71	0.61
La	0.51	0.675	0.61
L1	0.05	0.20	0.175
L4	-	-	0.125
M	3.50	3.71	3.605
x	-	-	1.400
y	-	-	1.900
θ	10°	12°	11°
θ1	6°	8°	7°
All Dimensions in mm			

Suggested Pad Layout

PowerDI5060-8 (Type K)



Dimensions	Value (in mm)
C	1.270
G	0.660
G1	0.820
X	0.610
X1	3.910
X2	4.420
Y	1.270
Y1	1.020
Y2	3.810
Y3	6.610