



YOUSHANG SEMICONDUCTOR

设计研发新型功率器件

各类小信号开关

中低压及高压大电流等场效应管

0755-83047638

ysbdt@szyoushang.cn

www.szyoushang.cn



企业微信二维码



企业QQ二维码

Product Summary

BV _{bss}	R _{DS(ON)} Max	I _D Max
-200V	80Ω @ V _{GS} = -10V	-65mA

Features and Benefits

- Low Input Capacitance
- Low Input/Output Leakage
- Small Surface Mount Package



Description and Applications

This MOSFET is designed to meet the stringent requirements of automotive applications. It is qualified to AEC-Q101, supported by a PPAP and is ideal for use in:

- DC-DC Converters
- Power Management Functions
- Battery Operated Systems and Solid-State Relays
- Drivers: Relays, Solenoids, Lamps, Hammers, Displays, Memories, Transistors, etc.

Mechanical Data

- Case: SOT23
- Case Material: Molded Plastic, "Green" Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Matte Tin Finish Annealed over Alloy 42 Leadframe (Lead Free Plating). Solderable per MIL-STD-202, Method 208 ^{e3}
- Terminals Connections: See Diagram Below
- Weight: 0.008 grams (Approximate)



Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	-200	V
Gate-Source Voltage	V _{GSS}	±20	V
Continuous Drain Current (Note 6)	I _D	-65	mA
Maximum Body Diode Forward Current (Note 6)	I _S	-65	mA
Pulsed Drain Current (10μs Pulse, Duty Cycle = 1%)	I _{DM}	-212	mA
Pulsed Source Current (10μs Pulse, Duty Cycle = 1%)	I _{SM}	-212	mA

Thermal Characteristics

Characteristic	Symbol	Value	Unit
Power Dissipation (Note 5)	P _D	0.5	W
Thermal Resistance, Junction to Ambient (Note 5)	R _{θJA}	240	°C/W
Power Dissipation (Note 6)	P _D	0.7	W
Thermal Resistance, Junction to Ambient (Note 6)	R _{θJA}	180	°C/W
Operating and Storage Temperature Range	T _J , T _{STG}	-55 to +150	°C

Electrical Characteristics (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 7)						
Drain-Source Breakdown Voltage	BV _{DSS}	-200	—	—	V	V _{GS} = 0V, I _D = -1mA
Zero Gate Voltage Drain Current	I _{DSS}	—	—	-1	μA	V _{DS} = -200V, V _{GS} = 0V
Gate-Source Leakage	I _{GSS}	—	—	±100	nA	V _{GS} = ±20V, V _{DS} = 0V
ON CHARACTERISTICS (Note 7)						
Gate Threshold Voltage	V _{GS(TH)}	-1.5	—	-3.5	V	V _{DS} = V _{GS} , I _D = -1mA
Static Drain-Source On-Resistance	R _{DS(ON)}	—	51	80	Ω	V _{GS} = -10V, I _D = -30mA
Diode Forward Voltage	V _{SD}	—	-0.7	-1.5	V	V _{GS} = 0V, I _S = -30mA
DYNAMIC CHARACTERISTICS (Note 8)						
Input Capacitance	C _{iss}	—	25	—	pF	V _{DS} = -100V, V _{GS} = 0V, f = 1.0MHz
Output Capacitance	C _{oss}	—	9	—		
Reverse Transfer Capacitance	C _{rss}	—	4	—		
Gate Resistance	R _g	—	11.5	—	Ω	f = 1MHz, Level = 50mV, V _{GS} = 5V, V _{DS} = 0V
Total Gate Charge	Q _g	—	1.2	—	nC	V _{GS} = -10V, V _{DS} = -100V I _D = -30mA
Gate-Source Charge	Q _{gs}	—	0.1	—	nC	
Gate-Drain Charge	Q _{gd}	—	0.5	—	nC	
Turn-On Delay Time	t _{D(ON)}	—	4.7	—	ns	V _{DS} = -100V, I _D = -30mA V _{GS} = -10V, R _g = 1Ω
Turn-On Rise Time	t _r	—	7.5	—		
Turn-Off Delay Time	t _{D(OFF)}	—	18.5	—		
Turn-Off Fall Time	t _f	—	140	—		
Body Diode Reverse Recovery Time	t _{RR}	—	81	—	ns	I _F = -1A, di/dt = -100A/μs
Body Diode Reverse Recovery Charge	Q _{RR}	—	210	—	nC	

- Notes:
- Device mounted on FR-4 PCB, with minimum recommended pad layout.
 - Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.
 - Short duration pulse test used to minimize self-heating effect.
 - Guaranteed by design. Not subject to product testing.




Figure 1. Typical Output Characteristic




Figure 2. Typical Transfer Characteristic




Figure 3. Typical On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Typical Transfer Characteristic




Figure 5. Typical On-Resistance vs. Drain Current and Temperature




Figure 6. On-Resistance Variation with Junction Temperature




Figure 7. On-Resistance Variation with Temperature




Figure 8. Gate Threshold Variation vs. Junction Temperature




Figure 9. Diode Forward Voltage vs. Current




Figure 10. Typical Junction Capacitance




Figure 11. Gate Charge




Figure 12. SOA, Safe Operation Area





Figure 13. Transient Thermal Resistance

Package Outline Dimensions

SOT23



SOT23			
Dim	Min	Max	Typ
A	0.37	0.51	0.40
B	1.20	1.40	1.30
C	2.30	2.50	2.40
D	0.89	1.03	0.915
F	0.45	0.60	0.535
G	1.78	2.05	1.83
H	2.80	3.00	2.90
J	0.013	0.10	0.05
K	0.890	1.00	0.975
K1	0.903	1.10	1.025
L	0.45	0.61	0.55
L1	0.25	0.55	0.40
M	0.085	0.150	0.110
a	0°	8°	--
All Dimensions in mm			

Suggested Pad Layout

SOT23

